An apparatus for concurrently executing controller single instruction single data (SISD) instructions and single instruction multiple data (SIMD) processing element instructions comprising a combined controller and processing element. At least first and second simplex instructions each comprise a mode of operation bit, said mode of operation bit in the first simplex instruction specifying a controller SISD operation for execution by the controller, and the mode of operation bit in the second simplex instruction specifying a procesing element SIMD operation for execution by the processsing element. A very long instruction word (VLIW) contains said at least first and second simplex instructions.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method operating a merged processor including a control processor and a processing element, the method comprising the steps of: (a) fetching a very long instruction word (VLIW) by the merged processor, the VLIW comprising: (i) a first simplex instruction including a mode of operation bit defining the first simplex instruction as a control processor instruction, and (ii) a second simplex instruction including a mode of operation bit defining the second simplex instruction as a processing element instruction; (b) examining the mode of operation bit for each simplex instruction by the merged processor to determine if each simplex instruction is a control processor instruction or a processing element instruction; (c) executing the first simplex instruction by the control processor; and (d) executing the second simplex instruction by the processing element; wherein step (c) and step (d) are performed in parallel.
2. The method of claim 1 wherein the merged processor further includes a control processor register file and a processing element register file, wherein step (b) further comprises the step of: examining the mode of operation bit for each simplex instruction by the merged processor to select the control processor register file or a processing element register file for each instruction.
3. The method of claim 1 wherein the merged processor further includes a register file including control processor bank and a processing element bank, wherein step (b) further comprises the step of: examining the mode of operation bit for each simplex instruction by the merged processor to select the control processor bank or a processing element bank for each instruction.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
February 14, 2001
August 12, 2003
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.