Patentable/Patents/US-6847370
US-6847370

Planar byte memory organization with linear access

PublishedJanuary 25, 2005
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A graphics memory architecture in which row addresses are permuted, in a basically tile-oriented storage architecture, so that fast parallel access is provided both by scanlines (for video operations) and also by tiles (for graphics operations).

Patent Claims
6 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A graphics processor for storing picture data, comprising: a plurality of tiles, each including data for a multi-row patch of spatially adjacent pixels; and a graphics controller comprising: memory access logic having at least two different modes of operation, wherein in a first mode of operation, said logic provides paralleled access to all rows of at least one selected tile, and in a second mode of operation, said logic provides paralleled access to at least one selected row of multiple tiles.

2

2. The graphics processor of claim 1 , wherein said tiles each include less than all bits of data for all pixels in a patch.

3

3. The graphics processor of claim 1 , wherein at least some ones of said tiles have different respective row-address-bit permutations.

4

4. A graphics processing method, comprising the steps of: storing computer graphics data in a tile format; and accessing said data in either of two modes, wherein in a first selectable mode of operation, all rows of at least one selected tile are accessed in parallel, and in a second selectable mode of operation, rows having the same position in multiple tiles are accessed in parallels; wherein said accessing step of accessing in either of two modes is performed by a graphics controller having memory access logic.

5

5. The graphics processing method of claim 4 , wherein said tiles each include less than all bits of data for all pixels in a patch.

6

6. The graphics processing method of claim 4 , wherein at least some ones of said tiles have different respective row-address-bit permutations.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

February 20, 2002

Publication Date

January 25, 2005

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Planar byte memory organization with linear access” (US-6847370). https://patentable.app/patents/US-6847370

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.