Patentable/Patents/US-7081674
US-7081674

Polyelectrolyte nanolayers as diffusion barriers in semiconductor devices

PublishedJuly 25, 2006
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

The present invention provides a diffusion barrier useful in an integrated circuit, which serves to prevent the migration of material from a conductive layer to the underlying substrate and further provides improved adhesion of the conductive layer to the substrate. The diffusion barrier comprises a polymer which is a polyelectrolyte, having both cationic and anionic groups along its backbone chain. Preferred polyelectolyte barriers are polyethyleneimine (PEI) and polyacrylic acid (PAA). Other polyelectrolytes may be used, such as those that contain SH—OH— aromatic groups, or those that can interact with either the metal or the adjacent layers via covalent interactions and cross-linking (e.g., POMA, PSMA). The polymeric layer may be applied in two coatings, so that the amine side chains contact the dielectric (e.g. silicon) substrate and the acidic groups are adjacent to the overlying metallic interconnect (e.g. copper). The diffusion barrier may be made thin, preferably less than 5 nm thick, which is advantageous in devices having high aspect ratios.

Patent Claims
24 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A semiconductor device comprising: (a) a substrate; (b) at least one polyelectrolyte layer on the substrate; and (c) a conductive metal layer on a polyelectrolyte layer.

2

2. The device of claim 1 wherein the substrate has been functionalized to possess a surface charge.

3

3. The device of claim 2 wherein the polyelectrolyte layer comprises at least a first polyelectrolyte layer comprising a polyion having a charge opposite to the surface charge of the substrate.

4

4. The device of claim 3 wherein the substrate has a negative surface charge and a contacting layer comprises a polycationic layer.

5

5. The device of claim 1 wherein the metal layer comprises a copper layer.

6

6. The device of claim 1 wherein the polyelectrolyte layer is less than about 5 nanometers thick.

7

7. The device of claim 1 wherein the substrate comprises silicon and silicon oxide.

8

8. The device of claim 7 wherein the substrate has been functionalized to possess a surface charge.

9

9. The device of claim 8 wherein the polyelectrolyte layer comprises at least a first polyelectrolyte layer comprising a polyion having a charge opposite to the surface charge of the substrate.

10

10. The device of claim 8 wherein the polyelectrolyte in contact with the metal layer is polyanionic.

11

11. A method for forming an electrical device, the method comprising: (a) providing a substrate; (b) forming at least one polyelectrolyte layer on the substrate; and (c) forming a metal layer on the at least one polyelectrolyte layer.

12

12. The method of claim 11 wherein the at least one polyelectrolyte layer comprises at least a first polyelectrolyte layer comprising a polycation and a second polyelectrolyte layer comprising a polyanion.

13

13. The method of claim 11 wherein the metal layer is a copper layer.

14

14. The method of claim 11 wherein the polyelectrolyte layer is formed as less than about 5 nanometers thick.

15

15. The method of claim 11 wherein the substrate comprises silicon and silicon oxide.

16

16. The method of claim 13 further comprises the step of forming a polycationic layer on the substrate.

17

17. The method of claim 13 further comprising the step of forming a polyanionic layer on the polycationic layer.

18

18. An integrated circuit comprising a substrate, a metal layer, and a diffusion barrier in between, wherein the diffusion barrier comprises a polymeric layer less than 10 nm thick, wherein said polymeric layer comprises polymers having primary amines contacting the substrate and pendant organic acidic groups contacting the metal.

19

19. The diffusion barrier according to claim 18 , wherein the diffusion barrier is less than 5 nm thick.

20

20. The diffusion barrier according to claim 18 , wherein the diffusion barrier comprises a polyionic layer selected from the group consisting of a polyanionic layer, a polycationic layer, and adjacent polyanionic and polycationic layers.

21

21. The diffusion barrier according to claim 18 , wherein the polymeric layer comprises PAA and PEI.

22

22. The diffusion barrier according to claim 18 comprising a cationic polyelectrolyte containing electron-donating functional groups selected from the group consisting of s mercapto (SH), ethanol (OH), benzyl (C6H5) and carboxyl (COO).

23

23. The diffusion barrier according to claim 22 comprising an anionic polyelectrolyte selected from the group consisting of polystyrene maleic anhydride (PSMA), polyoctadecene maleic anhydride (POMA) and PAA.

24

24. The diffusion barrier according to claim 18 , wherein the diffusion barrier contacts a low k dielectric substrate that has been treated prior to application of the polyelectrolyte layer to comprise surface anionic groups.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

June 11, 2004

Publication Date

July 25, 2006

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Polyelectrolyte nanolayers as diffusion barriers in semiconductor devices” (US-7081674). https://patentable.app/patents/US-7081674

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.