An apparatus having a memory cell, a ground control circuitry coupled to the memory cell to programmably control a voltage at a first ground, a first circuitry coupled to the memory cell to provide a first voltage to the memory cell during a first period, and a second circuitry coupled to the memory cell to provide a second voltage to memory cell during a second period, is described. In various embodiments, the first voltage is reference to the first ground; and the second voltage is referenced to a second ground which is different from the first ground.
Legal claims defining the scope of protection, as filed with the USPTO.
1. An apparatus comprising: a memory cell; ground control circuitry coupled to the memory cell to programmably control a voltage at a first ground; switch circuitry coupled to the memory cell to provide a first voltage to the memory cell during a first period, the first voltage referenced to the first ground; and to provide a second voltage to memory cell during a second period, the second voltage referenced to a second ground different from the first ground.
2. The apparatus of claim 1 wherein the ground control circuitry comprises a plurality of transistors coupled in parallel between the second ground and the first ground.
3. The apparatus of claim 2 wherein the plurality of transistors coupled in parallel comprise MOSFETs.
4. The apparatus of claim 2 wherein the plurality of transistors coupled in parallel comprise binary weighted transistors.
5. The apparatus of claim 2 wherein the plurality of transistors are adapted to be configured in response a configuration bit signal to provide a variable resistance between the first ground and the second ground.
6. The apparatus of claim 5 wherein each of the plurality of transistors has a resistance value, with the resistance value being weighted relative to the resistance values of the other transistors.
7. The apparatus of claim 5 wherein the plurality of transistors coupled in parallel comprise n-MOSFETs.
8. The apparatus of claim 1 wherein the first period comprises a period of non-access of the memory cell.
9. The apparatus of claim 1 wherein the second ground comprises a system ground.
10. An apparatus comprising: a memory cell coupled to a supply voltage; and a ground control circuitry coupled to the memory cell to programmably control a voltage at a ground, the ground control circuitry including a plurality of MOSFET devices that are binary weighted transistors.
11. The apparatus of claim 10 wherein the regulator circuit comprises: a comparator including a first input coupled to the first ground and a second input coupled to a reference voltage; and a counter coupled between an output of the comparator and the ground control circuitry.
12. The apparatus of claim 11 wherein a voltage divider provides the reference voltage.
13. The apparatus of claim 1 wherein the switch circuitry includes a first and a second transistor; the first transistor is adapted to couple the first ground to the memory cell during the first period and the second transistor is adapted to decouple the second ground from the memory cell during the first period; and the first transistor is adapted to decouple the first ground from the memory cell during the second period and the second transistor is adapted to couple the second ground to the memory cell during the second period.
14. An apparatus comprising: a memory cell coupled to a supply voltage; and a ground control circuitry to programmably control a voltage at a ground coupled to the memory cell, the ground control circuitry including a plurality of MOSFET devices that are binary weighted transistors.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
December 30, 2003
October 24, 2006
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.