A digital clock manager is provided. The digital clock manager generates an output clock signal that causes a skewed clock signal to be synchronized with a reference clock signal. Furthermore, the digital clock manager generates a frequency adjusted clock signal that is synchronized with the output clock signal during concurrence periods. The digital clock manager includes a delay lock loop and a digital frequency synthesizer. The delay lock loop generates a synchronizing clock signal that is provided to the digital frequency synthesizer. The output clock signal lags the synchronizing clock signal by a DLL output delay. Similarly, the frequency adjusted clock signal lags the synchronizing clock signal by a DFS output delay. By matching the DLL output delay to the DFS output delay, the digital clock manager synchronizes the output clock signal and the frequency adjusted clock signal.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A digital clock manager having a reference input terminal, a skew input terminal, an output terminal, and a frequency adjusted output terminal, the digital clock manager comprising: a delay lock loop (DLL) coupled to the reference input terminal, the skew input terminal, and the output terminal, wherein the delay lock loop generates an output clock signal at the output terminal; wherein the delay lock loop comprises a DLL output circuit having a DLL output delay; and a digital frequency synthesizer (DFS), having a variable oscillator, coupled to receive a clock signal generated by the delay lock loop and the frequency adjusted output terminal, wherein the digital frequency synthesizer generates a frequency adjusted clock signal at the frequency adjusted output terminal and wherein the frequency adjusted clock signal is synchronized with the output clock signal during concurrences.
2. The digital clock manager of claim 1 , wherein the delay lock loop synchronizes a reference clock signal on the reference input terminal with a skewed clock signal on the skew input terminal.
3. The digital clock manager of claim 1 , wherein the digital frequency synthesizer comprises a DFS output circuit having a DFS output delay.
4. The digital clock manager of claim 1 , further comprising a variable delay circuit coupled between the delay lock loop and the output terminal.
5. The digital clock manager of claim 1 , further comprising a variable delay circuit coupled between the digital frequency synthesizer and the frequency adjusted output terminal.
6. The digital clock manager of claim 1 , wherein the digital frequency synthesizer performs a frequency search while the delay lock loop is performing lock acquisition.
7. The digital clock manager of claim 3 , wherein the DLL output delay is substantially equal to the DFS output delay.
8. The digital clock manager of claim 3 , wherein the DLL output circuit comprises a plurality of components and the DFS output circuit comprises the same plurality of components.
9. A digital clock manager having a reference input terminal, a skew input terminal, an output terminal, and a frequency adjusted output terminal, the digital clock manager comprising: a delay lock loop (DLL) coupled to the reference input terminal, the skew input terminal, and the output terminal, wherein the delay lock loop generates an output clock signal at the output terminal; wherein the delay lock loop comprises a DLL output circuit having a DLL output delay; and a digital frequency synthesizer (DFS), having a variable oscillator, coupled to the delay lock loop and the frequency adjusted output terminal, wherein the digital frequency synthesizer generates a frequency adjusted clock signal at the frequency adjusted output terminal and wherein the frequency adjusted clock signal is synchronized with the output clock signal during concurrences.
10. A digital clock manager having a reference input terminal, a skew input terminal, an output terminal, and a frequency adjusted output terminal, the digital clock manager comprising: a delay lock loop (DLL) coupled to the reference input terminal, the skew input terminal, and the output terminal, wherein the delay lock loop generates an output clock signal at the output terminal; wherein the delay lock loop comprises a DLL output circuit having a DLL output delay; a multiplexer having a first input terminal coupled to the reference input terminal, a second input terminal coupled to the delay lock loop, and an output terminal; and a digital frequency synthesizer (DFS), having a variable oscillator, coupled to the output terminal of the multiplexer and the frequency adjusted output terminal, wherein the digital frequency synthesizer generates a frequency adjusted clock signal at the frequency adjusted output terminal.
11. The digital clock manager of claim 10 , wherein the delay lock loop is configured to provide a synchronizing clock signal to the second input terminal of the multiplexer.
12. The digital clock manager of claim 11 , wherein the digital frequency synthesizer is configured to perform a frequency search phase using a reference clock signal provided to the reference input terminal.
13. The digital clock manager of claim 12 , wherein the digital frequency synthesizer is configured to provide a frequency adjusted clock signal based on the synchronizing clock signal.
14. A digital clock manager having a reference input terminal, a skew input terminal, an output terminal, and a frequency adjusted output terminal, the digital clock manager comprising: a delay lock loop (DLL) coupled to the reference input terminal, the skew input terminal, and the output terminal, wherein the delay lock loop generates an output clock signal at the output terminal; a digital frequency synthesizer (DFS), having a variable oscillator, coupled to the delay lock loop and the frequency adjusted output terminal, wherein the digital frequency synthesizer generates a frequency adjusted clock signal at the frequency adjusted output terminal; and wherein the delay lock loop drives a synchronizing clock signal to the digital frequency synthesizer and wherein the frequency adjusted clock signal is synchronized with the output clock signal during concurrences.
15. The digital clock manager of claim 14 , wherein the delay lock loop is configured to generate an output clock signal on the output terminal, wherein the output clock signal lags the synchronizing clock signal by a DLL output delay.
16. The digital clock manager of claim 15 , wherein an active edge of the frequency adjusted clock signal lags an active edge of the synchronizing clock signal by a DFS output delay during a concurrence period.
17. The digital clock manager of claim 16 , wherein the DLL output delay is substantially equal to the DFS output delay.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
October 6, 2000
March 6, 2007
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.