A method is provided for reducing a DC bias in a receiver. This method includes isolating a second circuit portion from a first circuit portion (535) and determining a second DC bias correction value for the second circuit portion that will eliminate a second DC bias at the isolated second circuit portion (540). The second circuit portion is then connected to the first circuit portion (550) and a bias-maximizing code word is generated at the first circuitry (505). A first DC bias correction value is then determined that will eliminate a first DC bias at the first circuit portion (555). The bias-maximizing code word is formed such that: a first integrated value of a first half of the bias-maximizing code word has a positive value, and a second integrated value of a second half of the bias-maximizing code word over half of the code word length has a negative value.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method for reducing a DC bias in a receiver, comprising: isolating a second circuit portion from a first circuit portion; determining a second DC bias correction value for the second circuit portion that will eliminate a second DC bias at the isolated second circuit portion; connecting the second circuit portion to the first circuit portion; generating a bias-maximizing code word at the first circuitry; and determining a first DC bias correction value for the first circuit portion that will eliminate a first DC bias at the first circuit portion, wherein the bias-maximizing code word is formed such that: a first integrated value of a first half of the bias-maximizing code word has a positive value, and a second integrated value of a second half of the bias-maximizing code word over half of the code word length has a negative value.
2. A method for reducing a DC bias in a receiver, as recited in claim 1 , wherein the step of isolating a second circuit portion from the first circuit portion is performed by grounding a first connection between the first circuit portion and the second circuit portion.
3. A method for reducing a DC bias in a receiver, as recited in claim 1 , further comprising revising the second DC bias correction value after the step of determining the first DC bias correction value.
4. A method for reducing a DC bias in a receiver, as recited in claim 1 , further comprising, prior to the step of isolating the second circuit portion: isolating a third circuit portion from the first and second circuit portions; determining a third DC bias correction value for the third circuit portion that will eliminate a third DC bias at the isolated third circuit portion; connecting the third circuit portion to the first and second circuit portions.
5. A method for reducing a DC bias in a receiver, as recited in claim 4 , further comprising revising the second DC bias correction value after the step of determining the first DC bias correction value.
6. A method for reducing a DC bias in a receiver, as recited in claim 5 , further comprising revising the third DC bias correction value after the step of revising the second DC bias correction value.
7. A method for reducing a DC bias in a receiver, as recited in claim 4 , further comprising revising the third DC bias correction value after the step of determining the first DC bias correction value.
8. A method for reducing a DC bias in a receiver, as recited in claim 7 , wherein the step of isolating a third circuit portion from the first and second circuit portions is performed by grounding a connection between the third circuit portion and the first and second circuit portions.
9. A method for reducing a DC bias in a receiver, as recited in claim 1 , further comprising, further comprising, prior to the step of isolating the third circuit portion: isolating a fourth circuit portion from the first, second, and third circuit portions; determining a fourth DC bias correction value for the fourth circuit portion that will eliminate a fourth DC bias at the isolated fourth circuit portion; connecting the fourth circuit portion to the first, second, and third circuit portions.
10. A method for reducing a DC bias in a receiver, as recited in claim 1 , wherein the method is implemented in an integrated circuit.
11. A method for reducing a DC bias in a receiver, as recited in claim 1 , wherein the method is implemented in an ultrawide bandwidth device.
12. A receiver circuit for reducing DC bias, comprising: a first summer receiving an incoming signal at a first summer input and a first correction value at a second summer input, and summing the incoming signal and the first correction value to produce a first corrected signal at a first summer output; a first circuit portion connected to the first summer output and performing one or more first operations on the first corrected signal to produce a first processed signal at a first circuit output; a second summer receiving the first processed signal at a third summer input and a second correction value at a fourth summer input, and summing the first processed signal and the second correction value to produce a second corrected signal at a second summer output; a second circuit portion connected to the second summer output and performing one or more second operations on the second corrected signal to produce a second processed signal; a first switch for selectively connecting the first circuit output and the third summer input to ground in response to a first switch control signal; and control circuitry for generating the first switch control signal, and for determining the first correction value and the second correction value in response to the second processed signal.
13. A receiver circuit for reducing DC bias, as recited in claim 12 , wherein the first circuit portion comprises a mixer and an integrator.
14. A receiver circuit for reducing DC bias, as recited in claim 12 , wherein the second circuit portion comprises an amplifier.
15. A receiver circuit for reducing DC bias, as recited in claim 12 , further comprising a second switch for selectively connecting a first circuit input of the first circuit to ground in response to a second switch control signal;.
16. A receiver circuit for reducing DC bias, as recited in claim 12 , wherein the first circuit portion further comprises: a first mixer for mixing the incoming signal with a first code word to produce a first mixed signal; a third summer receiving the first mixed signal at a fifth summer input and a third correction value at a sixth summer input, and summing the first mixed signal and the third correction value to produce a third corrected signal at a third summer output; a second mixer for mixing the third corrected signal with a second code word to produce a second mixed signal; and an integrator for integrating the second mixed signal over a code frequency to produce the first processed signal, wherein the first and second codes words are generated at the code frequency.
17. A receiver circuit for reducing DC bias, as recited in claim 16 , wherein the first code word is a bias-maximizing code word formed such that: a first integrated value of a first half of the first code word has a positive value, and a second integrated value of a second half of the first code word over half of the code word length has a negative value.
18. A receiver circuit for reducing DC bias, as recited in claim 16 , wherein the second code word is a square wave.
19. A receiver circuit for reducing DC bias, as recited in claim 16 , further comprising a variable gain amplifier connected between the first mixer and the third summer.
20. A receiver circuit for reducing DC bias, as recited in claim 16 , further comprising a second switch for selectively connecting a first circuit input of the first circuit to ground in response to a second switch control signal.
21. A receiver circuit for reducing DC bias, as recited in claim 16 , further comprising: a square wave generator for generating a base square wave at the code frequency; a code generator for generating the first code word in response to the base square wave; and a delay circuit for delaying the base square wave to form the second code word.
22. A receiver circuit for reducing DC bias, as recited in claim 12 , wherein the receiver circuit is implemented in an integrated circuit.
23. A receiver circuit for reducing DC bias, as recited in claim 12 , wherein the receiver circuit is implemented in an ultrawide bandwidth device.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
November 18, 2004
June 5, 2007
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.