Patentable/Patents/US-7288486
US-7288486

Method for manufacturing semiconductor device having via holes

PublishedOctober 30, 2007
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

In a method for manufacturing a semiconductor device wherein via holes are formed in an SiC substrate, a stacked film consisting of a Ti film and an Au film is formed on the back face of the SiC substrate, and a Pd film is formed thereon. Then, an Ni film is formed by non-electrolytic plating, using the Pd film as a catalyst. Thereafter, via holes penetrating through the SiC substrate are formed by etching, using the Ni film as a mask.

Patent Claims
10 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method for manufacturing a semiconductor device comprising: forming a first metal pattern on a surface of an SiC substrate; forming a Pd film on the said first metal pattern; forming an Ni film on of said Pd film by non-electrolytic plating, using said Pd film as a catalyst; etching said SiC substrate, using said Ni film as a mask, to form via holes penetrating through said SiC substrate; and forming metal films on internal surfaces of said via holes.

2

2. A method for manufacturing a semiconductor device comprising: forming a first metal pattern on a surface of an SiC substrate; forming an Ni film on said first metal pattern by electrolytic plating, using said first metal pattern as an electrode; etching said SiC substrate, using said Ni film as a mask, to form via holes penetrating through said SiC substrate; and forming metal films on internal surfaces of said via holes.

3

3. The method for manufacturing a semiconductor device according to claim 1 , further comprising roughening said surface of said SiC substrate before the forming said first metal pattern.

4

4. The method for manufacturing a semiconductor device according to claim 2 , further comprising roughening said surface of said SiC substrate before forming said first metal pattern.

5

5. The method for manufacturing a semiconductor device according to claim 1 , including forming said first metal pattern by stacking a Ti film and a Au film sequentially.

6

6. The method for manufacturing a semiconductor device according to claim 2 , including forming said first metal pattern by stacking a Ti film and a Au film sequentially.

7

7. The method for manufacturing a semiconductor device according to claim 1 , including forming said metal films on the internal surfaces of said via holes by stacking a Ti film and a Au film sequentially.

8

8. The method for manufacturing a semiconductor device according to claim 2 , including forming said metal films on the internal surfaces of said via holes by stacking a Ti film and a Au film sequentially.

9

9. The method for manufacturing a semiconductor device according to claim 7 , including forming said Ti film to cover said Ni film.

10

10. The method for manufacturing a semiconductor device according to claim 8 , including forming said second Ti film to cover said Ni film.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

June 22, 2006

Publication Date

October 30, 2007

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Method for manufacturing semiconductor device having via holes” (US-7288486). https://patentable.app/patents/US-7288486

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.