Patentable/Patents/US-7407818
US-7407818

Method for manufacturing a semiconductor device

PublishedAugust 5, 2008
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A method for manufacturing a semiconductor device includes the steps of preparing a semiconductor substrate, forming a lower electrode having a laminated film of Ir and IrO2 whose thickness is 100 nm or less over the semiconductor substrate, forming a capacity insulating film comprised of a metal oxide dielectric on the lower electrode, and forming an upper electrode comprised of a precious metal film on the capacity insulating film.

Patent Claims
11 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method for manufacturing a semiconductor device, comprising the steps of: preparing a semiconductor substrate; forming a lower electrode which is a laminate comprised of a layer of Ir and a layer of IrO 2 over the semiconductor substrate; forming a capacitor insulating film comprised of a metal oxide dielectric on the lower electrode; and forming an upper electrode comprised of a precious metal film on the capacitor insulating film, wherein the Ir film and the IrO 2 film have a combined thickness of 100 nm or less so that leakage current of the semiconductor device is reduced, and wherein the laminate comprising the lower electrode further comprises a hydrogen diffusion barrier film provided proximate to the semiconductor layer and under a lower surface of-the layer of Ir, and a conductive film comprised of a precious metal provided on the layer of IrO 2 in contact with the capacitor insulating film which functions to reduce Ir diffusion.

2

2. The method according to claim 1 , wherein the Ir layer has a thickness of 1 nm or more.

3

3. The method according to claim 1 , wherein the layer of IrO 2 has a thickness of 1 nm or more.

4

4. The method according to claim 1 , wherein the hydrogen diffusion barrier film is composed of TiAIN.

5

5. The method according to claim 1 , wherein the precious metal film of the upper electrode consists of Pt.

6

6. The method according to claim 1 , wherein the precious metal of the conductive film consists of Pt.

7

7. The method according to claim 1 , wherein the metal oxide dielectric is comprised of one compound selected from the group consisting of a SBT compound, a PZT compound, and a BLT compound.

8

8. The method according to claim 1 , wherein a laminated film including a layer of TiN and a layer of SiO 2 is used as an etching mask in the steps of forming the lower electrode, forming the capacitor insulating film, and forming the upper electrode.

9

9. The method according to claim 1 , further comprising the steps of forming a field-effect transistor having a diffusion layer on the semiconductor substrate and connecting the diffusion layer of the field-effect transistor with the lower electrode by means of a plug.

10

10. A method for manufacturing a semiconductor device, comprising the steps of: preparing a semiconductor substrate; forming a lower electrode over the semiconductor substrate which is a laminate; comprised of, in the order recited, a TiAlN film provided on the semiconductor substrate, an Ir film, an IrO 2 film, and a conductive film consisting of Pt; forming a capacitor insulating film comprised of a metal oxide dielectric on the lower electrode; and forming an upper electrode comprised of a precious metal film on the capacitor insulating film, wherein the Ir film and the IrO 2 film each has a respective thickness of 1 nm or more and have a combined thickness of 100 nm or less so that leakage current of the semiconductor device is reduced.

11

11. A method for manufacturing a semiconductor device, comprising the steps of: preparing a semiconductor substrate; forming a lower electrode over the semiconductor substrate which is a laminate comprised of, in the order recited, a hydrogen diffusion barrier film provided on the semiconductor substrate, an Ir film, an IrO 2 film, and a precious metal film consisting of Pt; forming a capacity insulating film comprised of a metal oxide dielectric on said lower electrode; and forming an upper electrode comprised of a precious metal film on said capacity insulating film, wherein the Ir film and the IrO 2 film each has a respective thickness of 1 nm or more and have a combined thickness of 100 nm or less so that leakage current of the semiconductor device is reduced.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

February 28, 2006

Publication Date

August 5, 2008

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Method for manufacturing a semiconductor device” (US-7407818). https://patentable.app/patents/US-7407818

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.