A memory module includes a plurality of signal paths that provide data to a memory module connector interface from a plurality of respective integrated circuit buffer devices that access data from an associated plurality of integrated circuit memory devices. The memory module forms a plurality of “data slices” or a plurality of portions of the memory module data bus that is coupled to the respective integrated circuit buffer devices. Each integrated circuit buffer device is also coupled to a bus that provides control information that specifies an access to at least one integrated circuit memory devices. According to an embodiment, a SPD device stores information regarding configuration information of the memory module. In embodiments, at least one integrated circuit buffer devices access information stored in the SPD device. In a package embodiment, a package houses an integrated circuit buffer die and a plurality of integrated circuit memory dies.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A memory module comprising: a connector interface; a first signal path coupled to the connector interface; a first integrated circuit memory die; a first integrated circuit buffer die coupled to the first signal path, the first integrated circuit buffer die to receive control information from the first signal path, wherein the control information specifies an access to the first integrated circuit memory die such that the first integrated circuit memory die provides first data to the first integrated circuit buffer die in response to the control information; a second integrated circuit memory die; and a second integrated circuit buffer die coupled to the first signal path, the second integrated circuit buffer die to receive the control information from the first signal path, wherein the control information specifies an access to the second integrated circuit memory die such that the second integrated circuit memory die provides second data to the second integrated circuit buffer die in response to the control information.
2. The memory module of claim 1 , further comprising: a second signal path coupled to the first integrated circuit memory die and the first integrated circuit buffer device, wherein the second signal path is dedicated to carry the first data between the first integrated circuit memory die and first integrated circuit buffer device; a third signal path coupled to the second integrated circuit memory die and the second integrated circuit buffer device, wherein the third signal path is dedicated to carry the second data between the second integrated circuit memory die and second integrated circuit buffer device; a fourth signal path coupled to the first integrated circuit buffer device and the connector interface, wherein the fourth signal path is dedicated to carry the first data between the first integrated circuit buffer device and the connector interface; and a fifth signal path coupled to the second integrated circuit buffer device and the connector interface, wherein the fifth signal path is dedicated to carry the second data between the second integrated circuit buffer device and the connector interface.
3. The memory module of claim 1 , wherein the first signal path includes a signal line to provide a clock signal to the first integrated circuit buffer die and the second integrated circuit buffer die.
4. The memory module of claim 3 , wherein the first integrated circuit buffer die generates a second clock signal using the first clock signal and provides the second clock signal to the first integrated circuit memory die; and the second integrated circuit buffer die generates a third clock signal using the first clock signal and provides the third clock signal to the second integrated circuit memory die.
5. The memory module of claim 1 , wherein the first signal path includes a first signal line to provide a first clock signal to the first integrated circuit buffer die and a second clock signal to the second integrated circuit buffer die.
6. The memory module of claim 1 , wherein the first integrated circuit buffer die is disposed in a first package and the first integrated circuit memory die is disposed in a second package, and wherein the second integrated circuit buffer die is disposed in a third package and the second integrated circuit memory die is disposed in a fourth package.
7. The memory module of claim 6 , wherein the first package is stacked upon the second package.
8. The memory module of claim 6 , wherein a fifth package includes a third integrated circuit memory die, and wherein the fifth package is stacked upon the first package.
9. The memory module of claim 6 , wherein the first package is stacked upon the second package, and wherein a fifth package includes a third integrated circuit memory die, and wherein the fifth package is stacked upon the first package.
10. The memory module of claim 1 , wherein the first integrated circuit buffer die and the first integrated circuit memory die are disposed in a first common package, and wherein the second integrated circuit buffer die and the second integrated circuit memory die are disposed in a second common package.
11. The memory module of claim 1 , comprising: a signal line in the first signal path to provide a clock signal from the first integrated circuit buffer die to the connector interface; and a second signal path coupled to the first integrated circuit buffer device and the connector interface, the second signal path to carry the first data between the first integrated circuit buffer device and the connector interface wherein the first data propagates in accordance with a temporal relationship to the clock signal.
12. The memory module of claim 1 , comprising: a second signal path coupled to the first integrated circuit buffer device and the connector interface, the second signal path to carry the first data between the first integrated circuit buffer device and the connector interface wherein the first data propagates in accordance with a temporal relationship to a clock signal; and a first signal line in the second signal path to provide the clock signal.
13. The memory module of claim 1 , comprising: a second signal path coupled to the first integrated circuit buffer device and the connector interface, the second signal path to carry the first data between the first integrated circuit buffer device and the connector interface wherein the first data propagates in accordance with a temporal relationship to a strobe signal; and a first signal line in the second signal path to provide the strobe signal.
14. The memory module of claim 13 , wherein the strobe signal is bidirectional.
15. The memory module of claim 13 , wherein the strobe signal is unidirectional.
16. The memory module of claim 1 , comprising: a signal line in the first signal path to provide a clock signal to the first integrated circuit buffer die from the connector interface; a second signal path coupled to the first integrated circuit buffer device and the connector interface; and a signal line in the second signal path to provide write data to be stored in the first integrated circuit memory die via the first integrated circuit buffer die, wherein the write data has a temporal relationship with the clock signal.
17. The memory module of claim 1 , comprising: a second signal path coupled to the first integrated circuit buffer device and the connector interface; a signal line in the second signal path to provide a clock signal to the first integrated circuit buffer die from the connector interface; and a signal line in the second signal path to provide write data to be stored in the first integrated circuit memory die from the connector interface via the first integrated circuit buffer die, wherein the write data has a temporal relationship with the clock signal.
18. The memory module of claim 1 , comprising: a second signal path coupled to the first integrated circuit buffer device and the connector interface; a signal line in the second signal path to provide a strobe signal to the first integrated circuit buffer die from the connector interface; and a signal line in the second signal path to provide write data to be stored in the first integrated circuit memory die from the connector interface via the first integrated circuit buffer die, wherein the write data has a temporal relationship with the strobe signal.
19. The memory module of claim 18 , wherein the strobe signal is bidirectional.
20. The memory module of claim 18 , wherein the strobe signal is unidirectional.
21. The memory module of claim 1 , further comprising: a termination coupled to the first signal path.
22. The memory module of claim 21 , wherein the termination is disposed on the memory module.
23. The memory module of claim 21 , wherein the termination is disposed on the first integrated circuit buffer die.
24. The memory module of claim 21 , wherein the termination is disposed in a package housing the first integrated circuit buffer die.
25. The memory module of claim 1 , further comprising: a second signal path coupled to the first integrated circuit memory die and the first integrated circuit buffer device, the second signal path is to carry the first data between the first integrated circuit memory die and first integrated circuit buffer device; a third signal path coupled to the second integrated circuit memory die and the second integrated circuit buffer device, the third signal path is to carry the second data between the second integrated circuit memory die and second integrated circuit buffer device; a first termination coupled to the second signal path; and a second termination coupled to the third signal path.
26. The memory module of claim 25 , wherein the first termination is disposed on the memory module and the second termination is disposed on the memory module.
27. The memory module of claim 25 , wherein the first termination is disposed on the first integrated circuit buffer die and the second termination is disposed on the second integrated circuit buffer die.
28. The memory module of claim 25 , wherein the first termination is disposed on a package housing the first integrated circuit buffer die and the second termination is disposed on a package housing the second integrated circuit buffer die.
29. The memory module of claim 1 , wherein the first integrated circuit buffer die is disposed in a first package and the first integrated circuit memory die is disposed in a second package, wherein the second integrated circuit buffer die is disposed in a third package and the second integrated circuit memory die is disposed in a fourth package, wherein the first and second packages are disposed on a first side of the memory module, and wherein the third and fourth packages are disposed on a second side of the memory module.
30. The memory module of claim 1 , wherein the first integrated circuit memory die includes a memory array having a first type of storage cells and the second integrated circuit memory die includes a memory array having a second type of storage cells, wherein the first type of storage cells is different than the second type of storage cells.
31. The memory module of claim 1 , wherein: the first and second integrated circuit buffer dies receive the control information in a DDR3 format; the first integrated circuit buffer die provides DDR2 control signals corresponding to the control information to the first integrated circuit memory die; and the second integrated circuit buffer die provides DDR2 control signals corresponding to the control information to the second integrated circuit memory die.
32. The memory module of claim 1 , wherein the first and second integrated circuit buffer dies receive the control information in the form of a first type of signal and provide control signals to the respective first and second integrated circuit memory dies in the form of a second type of signal, wherein the first type of signal is different than the second type of signal.
33. The memory module of claim 1 , wherein the first and second integrated circuit buffer dies receive the first and second control information in a first protocol format and provide control signals to the first and second integrated circuit memory dies in a second protocol format, wherein the first protocol format is different than the second protocol format.
34. The memory module of claim 1 , wherein the first and second integrated circuit buffer dies include logic to emulate a function of the first and second integrated circuit memory dies.
35. The memory module of claim 1 , further comprising: at least one non-volatile storage location to store information pertaining to a configuration of the memory module.
36. A memory module comprising: a connector interface; a first signal path coupled to the connector interface; a first integrated circuit memory die; a second integrated circuit memory die; a first integrated circuit buffer die coupled to the first signal path, the first integrated circuit buffer die to receive first control information from the first signal path, wherein the first control information specifies an access to the first integrated circuit memory die; a second integrated circuit buffer die coupled to the first signal path, the second integrated circuit buffer die to receive second control information from the first signal path, wherein the second control information specifies an access to the second integrated circuit memory die; and a signal line to provide a first clock signal to the first integrated circuit buffer die and the second integrated circuit buffer die, wherein: the first integrated circuit buffer die generates a second clock signal using the first clock signal and provides the second clock signal to the first integrated circuit memory die; and the second integrated circuit buffer die generates a third clock signal using the first clock signal and provides the third clock signal to the first integrated circuit memory die.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
September 26, 2005
December 9, 2008
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.