Patentable/Patents/US-7569917
US-7569917

Semiconductor device

PublishedAugust 4, 2009
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A semiconductor device includes a semiconductor chip, an insulating base film and first projecting electrodes. The first projecting electrodes are formed in a single row on one face of the semiconductor chip along the edge of the semiconductor chip. This face of the semiconductor chip faces a semiconductor chip mounting face of the base film. The semiconductor device also includes second projecting electrodes formed in a single row outside the row of first projecting electrodes. The height of the second projecting electrodes is smaller than the first projecting electrodes. The semiconductor device also includes first inner leads formed on the semiconductor chip mounting face of the base film. The first inner lead extend to the first projecting electrodes. The semiconductor device also includes an insulating film formed between the first inner leads and the semiconductor chip. The semiconductor device also includes second inner leads formed on the insulating film. The second inner lead extend to the second projecting electrodes.

Patent Claims
14 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A semiconductor device comprising: a semiconductor chip having a first face and an edge; an insulating base film which has a semiconductor chip mounting face, the semiconductor chip mounting face facing the first face of the semiconductor chip with predetermined spacing; a plurality of first projecting electrodes formed in a first row on the first face of the semiconductor chip along the edge of the semiconductor chip; a plurality of second projecting electrodes formed in a second row on the first face of the semiconductor chip along the edge of the semiconductor chip, the plurality of second projecting electrodes being located between the edge of the semiconductor chip and the first row of first projecting electrodes, and a height of said second projecting electrode being smaller than a height of said first projecting electrode; a plurality of first inner leads extending on the semiconductor chip mounting face of the base film such that the plurality of first inner leads reach said plurality of first projecting electrodes respectively: an insulating film between the first inner leads and the first face of the semiconductor chip; and a plurality of second inner leads extending between the insulating film and the first face of the semiconductor chip such that the plurality of second inner leads reach said plurality of second projecting electrodes respectively, wherein the first and second inner leads are disposed on the same side of the insulating base film.

2

2. The semiconductor device according to claim 1 , wherein said plurality of first projecting electrodes and said plurality of second projecting electrodes are arranged in a staggered fashion.

3

3. The semiconductor device according to claim 1 , wherein said plurality of first projecting electrodes and said plurality of second projecting electrodes are arranged side by side respectively.

4

4. The semiconductor device according to claim 1 , further comprising: a plurality of first outer leads connected with said plurality of first inner leads respectively, and formed on the semiconductor chip mounting face of the base film outside the first and second inner leads; and a plurality of second outer leads connected with said plurality of second inner leads respectively, and formed on said insulating film, wherein tips of the first outer leads extend beyond tips of the second outer leads.

5

5. The semiconductor device according to claim 1 , wherein the insulating film is solder resist.

6

6. The semiconductor device according to claim 1 , wherein the base film has a plurality of first sprocket holes formed along a first longitudinal side thereof and a plurality of second sprockets holes formed along a second longitudinal side thereof.

7

7. The semiconductor device according to claim 1 , wherein the second inner leads overlap the first inner leads with the insulating film being interposed therebetween.

8

8. A semiconductor device comprising: a semiconductor chip having a first face and an edge; an insulating base film which has a semiconductor chip mounting face, the semiconductor chip mounting face facing the first face of the semiconductor chip with predetermined spacing; a plurality of first projecting electrodes formed in a first row on the first face of the semiconductor chip along the edge of the semiconductor chip; a plurality of second projecting electrodes formed in a second row on the first face of the semiconductor chip along the edge of the semiconductor chip, the plurality of second projecting electrodes being located between the edge of the semiconductor chip and the first row of first projecting electrodes, and a height of said second projecting electrode being smaller than a height of said first projecting electrode; a plurality of first inner leads extending on the semiconductor chip mounting face of the base film such that the plurality of first inner leads reach said plurality of first projecting electrodes respectively; an insulating film between the first inner leads and the first face of the semiconductor chip; and a plurality of second inner leads extending between the insulating film and the first face of the semiconductor chip such that the plurality of second inner leads reach said plurality of second projecting electrodes respectively, wherein the insulating film and the insulating base film are two separate elements, and the insulating film is disposed between the insulating base film and the semiconductor chip.

9

9. The semiconductor device according to claim 8 , wherein said plurality of first projecting electrodes and said plurality of second projecting electrodes are arranged in a staggered fashion.

10

10. The semiconductor device according to claim 8 , wherein said plurality of first projecting electrodes and said plurality of second projecting electrodes are arranged side by side respectively.

11

11. The semiconductor device according to claim 8 , further comprising: a plurality of first outer leads connected with said plurality of first inner leads respectively, and formed on the semiconductor chip mounting face of the base film outside the first and second inner leads; and a plurality of second outer leads connected with said plurality of second inner leads respectively, and formed on said insulating film, wherein tips of the first outer leads extend beyond tips of the second outer leads.

12

12. The semiconductor device according to claim 8 , wherein the insulating film is solder resist.

13

13. The semiconductor device according to claim 8 , wherein the base film has a plurality of first sprocket holes formed along a first longitudinal side thereof and a plurality of second sprockets holes formed along a second longitudinal side thereof.

14

14. The semiconductor device according to claim 8 , wherein the second inner leads overlap the first inner leads with the insulating film being interposed therebetween.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

May 18, 2007

Publication Date

August 4, 2009

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Semiconductor device” (US-7569917). https://patentable.app/patents/US-7569917

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.