A substrate support (201) having a flat supporting surface (201a) is prepared, and a semiconductor substrate (1) is fixed to the substrate supporting surface (201) by attaching a wiring forming surface (1a) to the supporting surface (201a) by suction, for example, by vacuum suction. On this occasion, the wiring forming surface (1a) is forcibly flattened by being attached to the supporting surface (201a) by suction, and therefore the wiring forming surface (1a) becomes a reference plane for planarization of a back surface (1b). In this state, planarization processing is performed by mechanically grinding the back surface (1b) to grind away projecting portions (12) of the back surface (1b). Hence, variations in the thickness of the substrate (especially, semiconductor substrate) are made uniform, and high-speed planarization is realized easily and inexpensively without disadvantages such as dishing and without any limitation on a wiring design.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A substrate processing apparatus when a wiring is formed on a substrate to be processed, comprising: a substrate support which has a flat supporting surface and fixedly supports the substrate on the supporting surface; and a tool which subjects one principal surface of the substrate fixedly supported by said substrate support to cutting, wherein on the one principal surface of the substrate the wiring is formed, and said substrate support attaches an other principal surface of the substrate to the supporting surface by suction in a state that an entire surface of the other principal surface adheres to the supporting surface so that the other principal surface of the substrate is forcibly used as a flat reference plane, and the one principal surface of the substrate is subjected to cutting by said tool to perform planarization processing in such a manner that a surface of the wiring and a surface of an insulating film become continuously flat; wherein the substrate is a semiconductor substrate; and correcting of parallelism of the semiconductor substrate is performed with the other principal surface as a reference, a position of the one principal surface is detected, and an amount of cutting is calculated from the detected position of the one principal surface to perform control.
2. The substrate processing apparatus according to claim 1 , wherein the other principal surface of the semiconductor substrate, on the one principal surface of which a semiconductor element is formed, is subjected to planarization processing.
3. The substrate processing apparatus according to claim 1 , further comprising a laser beam irradiating unit, wherein when the position of the one principal surface is detected, said laser beam irradiating unit irradiates a laser beam to an insulating film in plural points of a peripheral portion of the one principal surface to scatter an insulator of the insulating film by heating, and thereby a part of the one principal surface is exposed.
4. The substrate processing apparatus according to claim 3 , further comprising an infrared laser beam irradiating/measuring unit, wherein when the position of the one principal surface is detected, said infrared laser beam irradiating/measuring unit irradiates an infrared laser beam to the other principal surface and measures a reflected light from the one principal surface.
5. The substrate processing apparatus according to claim 1 , wherein the substrate is a supporting base.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 23, 2007
April 27, 2010
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.