An array of multicolor CMOS pixel sensors has a plurality of photosensors per pixel, each photosensor coupled to a single sense node through a select transistor having a select input, each pixel sensor including a reset transistor coupled to the sense node and having a reset input, an amplifier coupled to the sense node and a row-select transistor coupled to the amplifier. The select inputs and the reset inputs for pixel sensors in a pair of adjacent rows are coupled to select signal lines and reset signal lines associated with the pair of rows. The amplifier transistors in individual columns of each row are coupled to a column output line through a row-select transistor having a row-select input. The row-select inputs for pixel sensors in each row of the array are coupled to a row-select line associated with the row.
Legal claims defining the scope of protection, as filed with the USPTO.
1. An array of CMOS pixel sensors, each pixel sensor associated with a row and a column of the array and having a plurality of photosensors per pixel location, each photosensor coupled to a single sense node through a select transistor having a select input, each pixel sensor including a reset transistor coupled to the sense node and having a reset input, an amplifier transistor coupled to the sense node and a row-select transistor coupled to the amplifier, wherein: the select inputs for pixel sensors in a pair of adjacent rows are coupled to select signal lines associated with only that pair of rows; the reset inputs for pixel sensors in each row is coupled to reset signal lines associated with that row; the amplifier transistors in individual columns of each row are coupled to a column output line through a row-select transistor having a row-select input; and the row-select inputs for pixel sensors in each row of the array are coupled to a row-select line associated with the row.
2. The array of claim 1 wherein the select signal lines, the reset signal lines and the row-select lines run in a row direction of the array and the column output line runs in a column direction of the array.
3. The array of claim 2 wherein the amplifier in each pixel sensor is a source-follower transistor having its drain coupled to a source-follower drain potential node, the source-follower drain potential node for each pixel sensor in a row in the array coupled to a source-follower drain potential line and running in the column direction of the array.
4. The array of claim 2 wherein the amplifier in each pixel sensor is a source-follower transistor having its drain coupled to a source-follower drain potential node, the source-follower drain potential node for each pixel sensor in a row in the array coupled to a source-follower drain potential line associated with that row and running in the row direction of the array.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
April 11, 2008
June 29, 2010
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.