A semiconductor integrated circuit including a circuit for adaptive power supply regulation and designed using a process that increases operating speed used for characterizing circuit operation at a slow corner. In some embodiments a slow corner voltage is set to a higher than expected level for timing analysis performed by automated design tools.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method for use in designing integrated circuits, comprising: specifying requirements for an integrated circuit, the requirements including a signal path providing for a speed comparison function, the speed comparison function used for affecting an operational characteristic of power lines of the integrated circuit; setting a voltage for a slow corner for use by an automated tool to a level higher than a default level; and generating a circuit design by the automated tool utilizing the requirements and meeting timing requirements for the slow corner at the voltage set for a slow corner.
2. The method of claim 1 further comprising: setting a voltage for a fast corner for use by the automated tool to a level lower than a default level; and wherein the generating a circuit design further includes meeting timing requirements for the fast corner at the voltage set for a fast corner.
3. The method of claim 2 , wherein the operational characteristic of power lines of the integrated circuit comprises a voltage.
4. The method of claim 3 , wherein the speed comparison function affects the operational characteristic of power lines of the integrated circuit to produce the voltage set for a slow corner when the signal path operates at the slow corner and the voltage set for a fast corner when the signal path operates at the fast corner.
5. A method for use in designing integrated circuits, comprising: specifying requirements for an integrated circuit, the requirements including a signal path providing for a speed comparison function, the speed comparison function used for affecting an operational characteristic of power lines of the integrated circuit; setting a voltage for a fast corner for use by an automated tool to a level lower than a default level; and generating a circuit design by the automated tool utilizing the requirements and meeting timing requirements for the fast corner at the voltage set for a fast corner.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
September 13, 2007
September 21, 2010
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.