A semiconductor device is of a PoP structure such that first electrode portions provided on a first device mounting board constituting a first semiconductor module and second electrode portions provided in a second semiconductor module are joined together by solder balls. A first insulating layer having an opening is provided on one main surface of an insulating resin layer which is a substrate, and an electrode portion, whose top portion protrudes above the top surface of the first insulating layer, is formed in the opening. A second insulating layer is provided on top of the first insulating layer in the periphery of the top portion of the first electrode portion; the second insulting layer is located slightly apart from the top portion of the first electrode portion. The first electrode portion is shaped such that the top portion is formed by a curved surface or formed by a curved surface and a plane surface smoothly connected to the curved surface.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A device mounting board, comprising: a substrate; a first insulating layer, provided on one main surface of said substrate, having an opening; an electrode portion, provided in the opening, having a top portion protruding above a top surface of said first insulating layer; and a second insulating layer provided on top of said first insulating layer in a periphery of the top portion of said electrode portion, said second insulting layer being located apart from the top portion of said electrode portion, wherein said electrode portion is shaped such that the top portion of said electrode portion is formed by a curved surface or formed by a curved surface and a plane surface smoothly connected to said curved surface.
2. A device mounting board according to claim 1 , wherein the shape of the top portion of said electrode portion is semi-spherical.
3. A device mounting board according to claim 1 , wherein the shape of the top portion of said electrode portion is domy with an uppermost part of the top portion thereof being flat.
4. A device mounting board according to claim 1 , wherein an uppermost part of the top portion of said electrode portion is positioned lower than a top surface of said second insulating layer.
5. A device mounting board according to claim 1 , wherein an uppermost part of the top portion of said electrode portion is positioned higher than a top surface of said second insulating layer.
6. A device mounting board, comprising: a substrate; a wiring layer provided on one main surface of said substrate; a first insulating layer having an opening where a leading region is exposed, said first insulating layer being so provided as to cover said wiring layer; a leading portion provided in the opening and electrically connected to said wiring layer; an electrode portion electrically connected to said leading portion, said electrode portion protruding above a top surface of said first insulating layer over the opening; and a second insulating layer provided on top of said first insulating layer in a periphery of the top portion of said electrode portion, said second insulting layer being located apart from said electrode portion.
7. A device mounting board according to claim 6 , wherein the diameter of said electrode portion is greater than that of the opening, and a circumferential lower part of said electrode portion is in contact with the top surface of said first insulating layer.
8. A device mounting board according to claim 6 , wherein said electrode portion is used as an external connection terminal.
9. A device mounting board according to claim 6 , wherein said first insulating layer has another opening where an electrode region of said wiring layer is exposed.
10. A device mounting board according to claim 9 , wherein the electrode region is used as a connection terminal for use with an electronic component mounted on a side of one main surface of said substrate.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
October 29, 2010
May 14, 2013
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.