Methods of forming nonvolatile memory devices according to embodiments of the invention include techniques to form highly integrated vertical stacks of nonvolatile memory cells. These vertical stacks of memory cells can utilize dummy memory cells to compensate for process artifacts that would otherwise yield relatively poor functioning memory cell strings when relatively large numbers of memory cells are stacked vertically on a semiconductor substrate using a plurality of vertical sub-strings electrically connected in series.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A nonvolatile memory device, comprising: a first stack of layers on a substrate, said first stack of layers comprising a first plurality of interlayer dielectric layers and a first plurality of word lines arranged vertically in an alternating sequence, said first plurality of word lines comprising a first dummy word line of a first dummy memory cell; a first opening extending through the first stack of layers; a first semiconductor active layer lining a sidewall of the first opening, said first semiconductor active layer extending opposite the first dummy word line; a second stack of layers on the first stack of layers, said second stack of layers comprising a second plurality of interlayer dielectric layers and a second plurality of word lines arranged vertically in an alternating sequence; a second opening extending through the second stack of layers, said second opening aligned with the first opening; and a second semiconductor active layer lining a sidewall of the second opening, said second semiconductor active layer electrically coupled to said first semiconductor active layer.
2. The memory device of claim 1 , wherein said second plurality of word lines comprises a second dummy word line of a second dummy memory cell; and wherein said second semiconductor active layer extends opposite the second dummy word line.
3. The memory device of claim 2 , wherein the first and second dummy word lines are contiguous.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 31, 2012
October 1, 2013
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.