Systems and methods for determining a chip yield are disclosed. One system includes a first level integration solver and a second level integration solver. The first level integration solver is configured to obtain a first probability distribution function modeling variations within a chip and to perform a discontinuous first level integration with the first probability distribution function. In addition, the second level integration solver is implemented by a hardware processor and is configured to perform a continuous second level integration based on a second probability distribution function modeling variations between dies to determine the chip yield.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A system for determining a chip yield comprising: a first level integration solver configured to obtain a first probability distribution function modeling variations within a chip and to perform a discontinuous first level integration with the first probability distribution function; and a second level integration solver, implemented by a hardware processor, configured to perform a continuous second level integration based on a second probability distribution function modeling variations between dies to determine the chip yield, wherein a solution of the first probability distribution function modeling variations within the chip is a variable for solving the second probability distribution function.
2. The system of claim 1 , wherein the first probability distribution function is based on a first plurality of random variables and wherein the second probability distribution function is based on second plurality of random variables.
3. The system of claim 2 , wherein the first plurality of random variables account for variations between elements of an array of the chip.
4. The system of claim 2 , wherein the first level integration is based on a chip success function that nullifies the first probability distribution function at values of the first and second pluralities of random variables if a cell fails at said values.
5. The system of claim 1 , wherein the first level integration solver is configured to perform the discontinuous first level integration by implementing a Monte Carlo method.
6. The system of claim 1 , wherein the first level integration solver is configured to perform the discontinuous first level integration by implementing a boundary search method.
7. The system of claim 1 , wherein the second level integration solver is configured to perform the continuous second level integration by performing a stochastic collocation.
8. The system of claim 7 , wherein the stochastic collocation is based on a sparse grid for random variables upon which the second probability distribution function is based.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
January 31, 2013
September 29, 2015
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.