A method for protecting computer software code is disclosed. In the embodiment, the method involves receiving instructions corresponding to computer software code for an application, the instructions including a first section of instructions to protect that is indicated by a first indicator and a second section of the instructions to protect that is indicated by a second indicator, rewriting the first section of instructions into a first section of virtual instructions, and rewriting the second section of instructions into a second section of virtual instructions, wherein the first section of instructions includes a first virtual instruction that corresponds to a first handler and the second section of virtual instructions includes a second virtual instruction that corresponds to a second handler, the first handler having different properties than the second handler.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method for protecting computer software code, the method comprising: receiving instructions corresponding to the computer software code for an application, the instructions including a first section of instructions to protect that is indicated by a first indicator and a second section of instructions to protect that is indicated by a second indicator; rewriting the first section of instructions into a first section of virtual instructions; and rewriting the second section of instructions into a second section of virtual instructions; wherein the first section of virtual instructions includes a first virtual instruction that corresponds to a first handler and the second section of virtual instructions includes a second virtual instruction that corresponds to a second handler, the first handler having different properties than the second handler, and a property of the first handler corresponds to higher obfuscation and slower execution speed than the second handler.
2. The method of claim 1 further comprising rewriting a third section of instructions that is indicated by a third indicator into a third section of virtual instructions, wherein the third section of virtual instructions includes a virtual instruction that corresponds to a third handler, the third handler having a degree of obfuscation and execution speed within a range defined by the first and second handler.
3. The method of claim 1 , wherein virtual instructions of the first section of virtual instructions are from a first set of virtual instructions and virtual instructions of the second section of virtual instructions are from a second set of virtual instructions.
4. The method of claim 1 , wherein a set of virtual instructions used to form the first section of virtual instructions is a default set of virtual instructions and a set of virtual instructions used to form the second section of virtual instructions is a set of virtual instructions indicated by the second section of instructions.
5. The method of claim 1 , wherein the first and second indicators are operators embedded in the computer software code.
6. The method of claim 1 , wherein the first section of virtual instructions are configured such that the first section of virtual instructions will be interpreted using different handlers than the second section of virtual instructions and the second section of virtual instructions are configured such that the second section of virtual instructions will be interpreted using different handlers than the first section of virtual instructions.
7. The method of claim 1 , wherein the first handler and the second handler generate the same assembly code.
8. The method of claim 1 , further comprising executing the steps of receiving and rewriting with a computer system comprising a one or more processors and memory.
9. A non-transitory computer-readable storage medium storing instructions that, when executed by a computer, perform steps for protecting computer software code, the steps comprising: receiving instructions corresponding to the computer software code for an application, the instructions including a first section of instructions to protect that is indicated by a first indicator and a second section of instructions to protect that is indicated by a second indicator; rewriting the first section of instructions into a first section of virtual instructions; and rewriting the second section of instructions into a second section of virtual instructions; wherein the first section of virtual instructions includes a first virtual instruction that corresponds to a first handler and the second set of virtual instructions includes a second virtual instruction that corresponds to a second handler, the first handler having different properties than the second handler, and a property of the first handler corresponds to higher obfuscation and slower execution speed than the second handler.
10. The non-transitory computer-readable storage medium of claim 9 further comprising instructions that, when executed by a computer, perform steps comprising rewriting a third section of instructions that is indicated by a third indicator into a third section of virtual instructions, wherein the third section of virtual instructions includes a virtual instruction that corresponds to a third handler, the third handler having a degree of obfuscation and execution speed within a range defined by the first and second handler.
11. The non-transitory computer-readable storage medium of claim 9 , wherein virtual instructions of the first section of virtual instructions are from a first set of virtual instructions and virtual instructions of the second section of virtual instructions are from a second set of virtual instructions.
12. The non-transitory computer-readable storage medium of claim 9 , wherein a set of virtual instructions used to form the first section of virtual instructions is a default set of virtual instructions and a set of virtual instructions used to form the second section of virtual instructions is a set of virtual instructions indicated by the second section of instructions.
13. The non-transitory computer-readable storage medium of claim 9 , wherein the first and second indicators are operators embedded in the computer software code.
14. The non-transitory computer-readable storage medium of claim 9 , wherein the first section of virtual instructions are configured such that the first section of virtual instructions will be interpreted using different handlers than the second section of virtual instructions and the second section of virtual instructions are configured such that the second section of virtual instructions will be interpreted using different handlers than the first section of virtual instructions.
15. The non-transitory computer-readable storage medium of claim 9 , wherein the first handler and the second handler generate the same assembly code.
16. The non-transitory computer-readable storage medium of claim 10 , wherein the computer includes one or more processors and memory to perform the steps for protecting computer software code.
17. A computer-implemented system for protecting computer software code, the system comprising: one or more processors; and memory storing instructions that, when executed by the one or more processors, perform steps comprising: receiving instructions corresponding to the computer software code for an application, the instructions including a first section of instructions to protect that is indicated by a first indicator and a second section of instructions to protect that is indicated by a second indicator; rewriting the first section of instructions into a first section of virtual instructions; and rewriting the second section of instructions into a second section of virtual instructions; wherein the first section of virtual instructions includes a first virtual instruction that corresponds to a first handler and the second set of virtual instructions includes a second virtual instruction that corresponds to a second handler, the first handler having different properties than the second handler, and a property of the first handler corresponds to higher obfuscation and slower execution speed than the second handler.
18. The computer-implemented system of claim 17 further comprising instructions that, when executed, perform steps comprising rewriting a third section of instructions that is indicated by a third indicator into a third section of virtual instructions, wherein the third section of virtual instructions includes a virtual instruction that corresponds to a third handler, the third handler having a degree of obfuscation and execution speed within a range defined by the first and second handler.
19. The computer-implemented system of claim 17 , wherein virtual instructions of the first section of virtual instructions are from a first set of virtual instructions and virtual instructions of the second section of virtual instructions are from a second set of virtual instructions.
20. The computer-implemented system of claim 17 , wherein the first section of virtual instructions are configured such that the first section of virtual instructions will be interpreted using different handlers than the second section of virtual instructions and the second section of virtual instructions are configured such that the second section of virtual instructions will be interpreted using different handlers than the first section of virtual instructions.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
February 26, 2015
November 22, 2016
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.