A method for manufacturing a semiconductor device including a cell region and a peripheral region formed outside the cell region, comprising the steps of (a) providing a semiconductor substrate including a first epitaxial layer of a first conductivity type formed over a main surface thereof, (b) doping a lower band gap impurity for making the band gap smaller than the band gap of the first epitaxial layer before doping into the first epitaxial layer in the cell region, and thereby forming a lower band gap region, (c) after the step (b), forming a plurality of first column regions of a second conductivity type which is the opposite conductivity type to the first conductivity type in such a manner as to be separated from one another in the first epitaxial layer extending from the cell region to the peripheral region, and (d) after the step (c), forming a second epitaxial layer.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method for manufacturing a semiconductor device including a cell region and a peripheral region formed outside the cell region, comprising: (a) providing a semiconductor substrate including a first epitaxial layer of a first conductivity type formed over a main surface thereof, (b) doping a lower band gap impurity for making the band gap smaller than the band gap of the first epitaxial layer before doping into the first epitaxial layer in the cell region, and thereby forming a lower band gap region, (c) after the step (b), forming a plurality of first column regions of a second conductivity type which is an opposite conductivity type to the first conductivity type in such a manner as to be separated from one another in the first epitaxial layer extending from the cell region to the peripheral region, (d) after the step (c), forming a second epitaxial layer of the first conductivity type over the first epitaxial layer extending from the cell region to the peripheral region, (e) after the step (d), forming a plurality of second column regions of the second conductivity type to be electrically coupled with the first column regions, respectively, in such a manner as to be separated from one another in the second epitaxial layer, (f) after the step (e), repeatedly carrying out the same step as the step (d), and the same step as the step (e), and thereby forming a third epitaxial layer including a plurality of third column regions formed therein to an Nth epitaxial layer including a plurality of Nth column regions formed therein in lamination over the second epitaxial layer, and (g) after the step (f), forming an element part at the surface of the Nth epitaxial layer.
2. A method for manufacturing a semiconductor device according to claim 1 , wherein, in the cell region, the lower band gap region is formed in a deeper region than half a thickness of a lamination region extending from each of the first column regions to each of the Nth column regions.
3. A method for manufacturing a semiconductor device according to claim 1 , wherein the first epitaxial layer is formed of silicon, and wherein the lower band gap impurity is carbon or germanium.
4. A method for manufacturing a semiconductor device according to claim 3 , wherein in the step (b), the carbon is doped with a concentration of 0.5 mol % or more and 1.0 mol % or less into the first epitaxial layer, thereby to form the lower band gap region.
5. A method for manufacturing a semiconductor device according to claim 3 , wherein in the step (b), the germanium is doped with a concentration of 10 mol % or more and 20 mol % or less into the first epitaxial layer, thereby to form the lower band gap region.
6. A method for manufacturing a semiconductor device according to claim 1 , wherein the step (b) uses an ion implantation method.
7. A method for manufacturing a semiconductor device according to claim 1 , wherein the step (f) includes doping a higher band gap impurity for making the band gap larger than the band gap of the epitaxial layer before doping into the epitaxial layer in the peripheral region, and thereby forming a higher band gap region in one or more epitaxial layers of the third epitaxial layer to the Nth epitaxial layer, and wherein, in the peripheral region, the higher band gap region is formed in a shallower region than half a thickness of the lamination region extending from each of the first column regions to each of the Nth column regions.
8. A method for manufacturing a semiconductor device according to claim 7 , wherein the higher band gap impurity is carbon, and wherein, in the step (b), the carbon is doped with a concentration of 20 mol % or more and 30 mol % or less into the first epitaxial layer, thereby to form the higher band gap region.
9. A method for manufacturing a semiconductor device including a cell region and a peripheral region formed outside the cell region, comprising: (a) providing a semiconductor substrate including an epitaxial layer of a first conductivity type formed over a main surface thereof, (b) forming a plurality of trenches in the epitaxial layer extending from the cell region to the peripheral region, (c) filling a semiconductor film of a second conductivity type which is an opposite conductivity type to the first conductivity type in each of the trenches, and thereby forming a plurality of second conductivity type column regions of the second conductivity type in such a manner as to be separated from one another, (d) doping a higher band gap impurity for making a larger band gap than a band gap of the epitaxial layer before doping into the epitaxial layer in the peripheral region, and thereby forming a higher band gap region, and (e) after the step (d), forming an element part at the surface of the epitaxial layer, wherein, in the peripheral region, the higher band gap region is formed in a shallower region than half a depth of each of the second conductivity type column regions.
10. A method for manufacturing a semiconductor device according to claim 9 , wherein the step (d) uses an ion implantation method.
11. A method for manufacturing a semiconductor device according to claim 9 , wherein the epitaxial layer is formed of silicon, wherein the higher band gap impurity is carbon, and wherein in the step (d), the higher band gap impurity is doped with a concentration of 20 mol % or more and 30 mol % or less into the epitaxial layer, thereby to form the higher band gap region.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
January 14, 2016
December 13, 2016
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.