Patentable/Patents/US-9543041
US-9543041

Configuration and testing for magnetoresistive memory to ensure long term continuous operation

PublishedJanuary 10, 2017
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

Techniques and circuits for testing and configuring magnetic memory devices are presented. Registers and nonvolatile storage is included on the memory devices for storing values used to control testing of the memory devices as well as for configuring parameters related to both testing and normal operation. Examples include adjustment of bias voltages, sense amplifier offset values, and timing parameters to improve the efficiency of testing operations as well as improve reliability and speed of normal operation.

Patent Claims
18 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method of operation of a magnetic memory device, comprising: performing a series of read operations for memory cells included on the memory device, wherein at least one read parameter is varied during performance of the series of read operations, wherein each read operation includes a self-referenced read, wherein for each memory cell, the self-referenced read further comprises: performing a first sensing operation for the memory cell, wherein the first sensing operation includes providing a read current through the memory cell to detect the resistance of the memory cell; after performing the first sensing operation, applying a write current through the memory cell to store a first data value in the memory cell, wherein the write current forces the memory cell into a first state corresponding to the first data value; after applying the write current and forcing the memory cell into the first state, performing a second sensing operation for the memory cell, wherein the second sensing operation includes providing the read current through the memory cell to detect the resistance of the memory cell in the first state; and determining a data value stored in the memory cell based on the first sensing operation and the second sensing operations; determining a selected parameter setting for the at least one read parameter based on the series of read operations; and storing the selected parameter setting in nonvolatile storage on the memory device.

2

2. The method of claim 1 , wherein determining a selected parameter setting further comprises: comparing data values determined to be stored in memory cells during the series of read operations with expected values; and determining the selected parameter setting based on the comparison of data values determined with expected values.

3

3. The method of claim 2 further comprises applying an external magnetic field to the memory device to store data corresponding to the expected values in the memory cells.

4

4. The method of claim 1 , wherein the at least one read parameter is an offset current applied during one of the first and second sensing operations.

5

5. The method of claim 1 , wherein the at least one read parameter includes a duration of time during which the first sensing operation occurs, wherein the duration of time determines how long the read current is provided through the memory cell.

6

6. The method of claim 1 , wherein the at least one read parameter is varied based on a value stored in a register on the memory device.

7

7. The method of claim 6 further comprising: receiving the value via a serial interface; and storing the value in the register on the memory device.

8

8. The method of claim 1 , wherein the at least one read parameter includes at least one of a bias voltage and a bias current applied to each memory cell during a read operation.

9

9. The method of claim 1 , wherein providing the read current through the memory cell during the first sensing operation includes applying a voltage across the memory cell that results in the read current.

10

10. A method of operation of a magnetic memory device, comprising: performing a series of write operations for memory cells included on the memory device, wherein at least one write parameter is varied during performance of the series of write operations, wherein the at least one write parameter includes a length of time for a write pulse through each memory cell during a write operation; determining a selected parameter setting for the at least one write parameter based on the series of write operations; and storing the selected parameter setting in nonvolatile storage on the memory device; wherein determining a selected parameter setting further comprises: reading stored data values in the memory cells; comparing the stored data values in memory cells with values written during the series of write operations; and determining the selected parameter setting based on the comparison of the stored data values determined with the values written.

11

11. The method of claim 10 , wherein the at least one write parameter further includes: a bias voltage and a bias current applied to each memory cell during a write operation.

12

12. The method of claim 10 , wherein the at least one write parameter is varied based on a value stored in a register on the memory device, wherein the method further comprises: receiving the value via a serial interface; and storing the value in the register on the memory device.

13

13. A magnetic memory device, comprising: an array of memory cells, each memory cell including a magnetic tunnel junction coupled in series with a corresponding selection transistor; a plurality of data storage elements; a plurality of sense amplifiers coupled to the array of memory cells and the plurality of data storage elements, wherein during an activate operation, the plurality of sense amplifiers is configured to determine data states of a portion of the memory cells included in the array of memory cells, wherein during the activate operation the data states for the portion of the memory cells are loaded into the plurality of data storage elements; write driver circuitry coupled to the array of memory cells, the write driver circuitry configured to provide write current through selected memory cells to store a selected data state in the selected memory cells; and self-test circuitry configured to: initiate a customized activate operation with respect to a selected portion of the array of memory cells, wherein as a result of the customized activate operation, a same data value is stored for each memory cell of the selected portion in a corresponding data storage element of the plurality of data storage elements, wherein the same data value is stored for each memory cell regardless of a corresponding actual data value stored in each memory cell; after initiating the customized activate operation, initiating a precharge operation with respect to the portion of the plurality of memory cells, wherein, based on the same data value stored in each of the data storage elements, the precharge operation writes the same data value to each memory cell in the portion of the plurality of memory cells; wherein the self-test circuitry is further configured to: adjust read parameters corresponding to reading data stored in the array of memory cells, wherein the read parameters are adjusted to result in the same data value being determined for each memory cell during the customized activate operation regardless of the corresponding actual data value stored in each memory cell.

14

14. The magnetic memory device of claim 13 , wherein the self-test circuitry is configured to adjust read parameters such that adjusting read parameters includes at least one of: adjusting a sense amplifier offset level corresponding to the plurality of sense amplifiers, and adjusting a read bias level applied across each memory cell during a sensing operation.

15

15. The magnetic memory device of claim 13 further comprising at least one of: a register coupled to the self-test circuitry, wherein the self-test circuitry uses a value stored in the register to adjust read parameters, and nonvolatile storage coupled to the self-test circuitry, wherein the self-test circuitry uses a value stored in the nonvolatile storage to adjust read parameters.

16

16. The magnetic memory device of claim 15 , wherein the nonvolatile storage includes a fuse.

17

17. The magnetic memory device of claim 13 , wherein the array of memory cells includes redundant memory cells, wherein the selected portion of the array of memory cells is included in the redundant memory cells.

18

18. The magnetic memory device of claim 17 , wherein the redundant memory cells are different than memory cells included in the array of memory cells that are used for normal memory operations.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

August 27, 2015

Publication Date

January 10, 2017

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Configuration and testing for magnetoresistive memory to ensure long term continuous operation” (US-9543041). https://patentable.app/patents/US-9543041

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.